SystemVerilog for Design

Start date: 22 March 2021

Duration: 3 Days, 1:30 pm to 6:30 pm each day

Location: Online course

Certificate: N/A

Cost: Members € 500; Non-members € 750

Course code: N/A

Programme overview

This 3-day course is an introduction to the SystemVerilog language for IC design engineers. It starts with a review of Verilog RTL design techniques, then introduces the many enhancements in SystemVerilog that make capturing RTL design intent easier. Finally the course introduces SystemVerilog Assertions, a powerful methodology to help validate design behavior. The course is intended for IC design engineers with some prior RTL experience who wish to learn SystemVerilog. It will be delivered as an interactive remote learning course with a maximum of 12 participants to maintain high quality training.

Learning outcomes

Participants will understand the new constructs and extensions in SystemVerilog which help to capture designer intent. You will learn to apply these to improve your existing RTL Design process.

Who is the course for?

Digital IC Design engineers. A knowledge of the Verilog language is a prerequisite.

Schedule

Day 1
• Data types
• Modules
• Hierarchy
• Procedural blocks
• Assignments
• Tasks & Functions
• Finite State Machines
Day 2
• SV Data types, Arrays, Structures
• SV Procedural Blocks
• SV RTL Programming
• SV Hierarchy
• SV Tasks & Functions
• Miscellaneous Enhancements
• Interfaces
Day 3
• SV Assertions:
• Immediate & Concurrent
• Sequences & Properties:
• Blocks, Operators
• Methods & Arguments
• Local variables
• Using Assertions:
• Directives (assert & cover)
• Bind
• Multi-clock Assertions

Trainer Profile

Tim Corcoran is President of Willamette HDL in Portland, Oregon. Originally a digital designer he has held a number of positions in design, software modeling and verification. Tim has developed and taught courses in Verilog, SystemVerilog and UVM to thousands of engineers around the globe. In addition to training he continues to consult in UVM-based verification projects for companies across Canada and the US. Over the years Tim has written and delivered papers and tutorials at most EDA and design conferences in the US from DAC to DV-Con, SNUG to CDN-Live.

Email Gerry.Byrne@midasireland.ie for bookings and queries

Enquire Now